Artificial Neural Network architecture and hardware Chip Implementation using VHDL

Km Manisha  
manishakattariya@gmail.com  
S. D. College of Engineering and Technology, Muzaffarnagar, Uttar Pradesh

Dr. A. K. Gautam  
kattariyaec123@gmail.com  
S. D. College of Engineering and Technology, Muzaffarnagar, Uttar Pradesh

ABSTRACT

Artificial neural networks are extended on the basis of brain structure. Like the brain, ANNs can recognize patterns, handle facts and figures and be trained. They are prepared by artificial neurons which employ the quintessence of genetic neurons. In the research work, we have considered the 8 inputs ANN signal which is multiplied with their corresponding weights. The hardware chip is designed to support the system functionality in Xilinx ISE 14.2 software. The designed chip is simulated with Modelsim 10.0 software for test cases. The designed chip is also synthesized on SPARTAN-3E FPGA using VHDL programming and device hardware and timing parameters are also analyzed for the functionality of the chip. Keywords: Artificial Neural Network (ANN), FPGA, Xilinx ISE software.

1. INTRODUCTION

An ANN [1, 2] is based on a gathering of connected units or nodes called artificial neurons which loosely model the neurons in a biological brain. Each connection, like the synapses in a biological brain, can transmit a signal from one artificial neuron to another. An artificial neuron [3, 4] that receives a signal can process it and then signal supplementary artificial neurons connected to it. In general ANN implementations, the signal at a connection between artificial neurons is a real number, and the output of each artificial neuron is computed by some non-linear function of the sum of its inputs. The connections between artificial neurons are called 'edges'. Artificial neurons and edges typically have weights [5, 6] that adjust as knowledge proceeds. The weight increases or decreases the strength of the signal at a connection. Artificial neurons [3, 7] may have a threshold such that the signal is only sent if the aggregate signal crosses that threshold. Typically, artificial neurons are aggregated into layers. Different layers may perform different kinds of transformations on their inputs. Signals travel from the first layer (the input layer) to the last layer (the output layer), possibly after traversing the layers multiple times.

The main objective of the ANN-based approach is to solve the real problems as the human brain is cable to solve. However, the computations will involve the functioning of specific tasks, leading to the deviations from biology. The artificial neural networks are applied for the different variability of tasks, including machine learning [10], computer vision, social networks, video games, network filtering, computer vision, speed recognition, machine translation, speech recognition, filtering, social network and medical applications.

1.2 ANN architecture

Fig. 1: Neuron structure
The general model of the neural network is shown in figure 1. It has the ‘n’ number of inputs. Let us consider that the inputs are \(p_1, p_2, p_3, \ldots, p_n\). These inputs are processed with their corresponding weights as \(w_1, w_2, w_3, \ldots, w_n\) and ‘b’ is the bias input. The nonlinear execution function \([8, 9]\) is \(f(x)\). Neuron processing is expressed with the help of the equation.

\[
y = f(x)
\]

\[
x = \sum_{i=1}^{n} p_iw_i + \text{Bias (b)}
\]

The \(w_i\) is referred to as the weights for the \(i^{th}\) connections and \(b\) is the bias inputs. The behavior of the function \(f(x)\) is the nonlinear excitation function. The most popular excitation function used is expressed as

For linear function,

\[
f(x) = x
\]

For log sigmoid function,

\[
f(x) = \frac{1}{1+e^{-x}}
\]

For tan sigmoid function,

\[
f(x) = \frac{e^x - e^{-x}}{e^x + e^{-x}}
\]

2. RESULTS AND DISCUSSIONS

The Xilinx software simulation results for 8 input ANN Architecture is shown in figure 2 that presents the RTL level view of the developed chip. The RTI provides the details of all the pins used for the design of the chip. The Modelsim simulation result is shown in figure 3 that presents the simulation output of two test cases.

2.1 Test-1

\(P1<7:0> = “00000010”\) in binary =2 in decimal, \(P2<7:0> = “00000100”\) in binary = 4 in decimal, \(P3<7:0> = “00000110”\) in binary = 6 in decimal, \(P4<7:0> = “00001000”\) in binary = 8 in decimal, \(P5<7:0> = “00000111”\) in binary = 3 in decimal, \(P6<7:0> = “00000101”\) in binary = 5 in decimal, \(P7<7:0> = “00001111”\) in binary = 7 in decimal, \(P8<7:0> = “00010011”\) in binary = 9 in decimal, \(W1<7:0> = “00000011”\) in binary = 1 in decimal, \(W2<7:0> = “00000100”\) in binary = 2 in decimal, \(W3<7:0> = “00000111”\) in binary = 3 in decimal, \(W4<7:0> = “00000101”\) in binary = 5 in decimal, \(W5<7:0> = “00001101”\) in binary = 6 in decimal, \(W6<7:0> = “00000010”\) in binary = 8 in decimal, \(W7<7:0> = “00000111”\) in binary = 3 in decimal, \(W8<7:0> = “00000000”\) in binary = 0 in decimal, selection_input = “000” Then output will be \(Y <15:0> = “0000001010001100”\) = 326 in decimal.

Fig. 2: RTL View of 16-Point ANN architecture chip
2.2 Test-2


3. XILINX DEVICE UTILIZATION SUMMARY

Xilinx is one of the largest manufacturers of FPGA and ASIC based solutions. Xilinx has become the semiconductor industry leader in business targets, market coverage of the forefront of technology. In the Xilinx, the designer can develop the code using any HDL programming language such as VHDL or Verilog HDL. After that, the design is checked and functionality simulated in the Xilinx. In this tool, the chip is designed to design and its Register Transfer Logic (RTL) view and schematic can be seen. It is a tool used to test the code on the FPGA platform with different test benches. The tool provides complete information of simulation, synthesis, and timing analysis. The pre-synthesis parameters can be extracted from the tool such as hardware parameters, timing parameters and memory utilization etc. The percentage of hardware that is used by the device is given by the device utilization report for the implementation of chip. Device hardware includes No. of slices, No. of bounded IOBs and No. of Gated Clocks (GCLKs) used in design implementation. Timing details provides the knowledge of the maximum frequency and combinational delay. To complete the design, the total memory utilization required is also given. The Xilinx software gives the details of the hardware utilization for 8 input ANN. Table 1 presents the utilization report of the hardware parameters and table 2 presents the timing results.

Table 1: Hardware summary for 16 input ANN for SPARTAN 3E FPGA

<table>
<thead>
<tr>
<th>Parameter</th>
<th>ANN (16 input)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slices</td>
<td>710</td>
</tr>
<tr>
<td>Number of Slice flipflops</td>
<td>524</td>
</tr>
<tr>
<td>Number of LUTs</td>
<td>1025</td>
</tr>
<tr>
<td>Number of IOBs</td>
<td>181</td>
</tr>
<tr>
<td>GCLKs</td>
<td>1</td>
</tr>
<tr>
<td>Memory Usage</td>
<td>121518 Kb</td>
</tr>
</tbody>
</table>
Table 2: Timing Parameters for 16 input ANN for SPARTAN-3E, FPGA

<table>
<thead>
<tr>
<th>Parameter</th>
<th>ANN (16 input)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency (MHz)</td>
<td>235 MHz</td>
</tr>
<tr>
<td>Min Period (ns)</td>
<td>2.417</td>
</tr>
<tr>
<td>Min time before clock signal (ns)</td>
<td>3.240</td>
</tr>
<tr>
<td>Max Time after clock signal (ns)</td>
<td>6.290</td>
</tr>
<tr>
<td>Combinational Delay (ns)</td>
<td>9.120</td>
</tr>
</tbody>
</table>

4. CONCLUSION
A neural network is produced by a sequence of nodes called neurons that are structured in layers. Each neuron in a layer is associated with each neuron in the next layer through a weighted relationship. The hardware chip of 16 input ANN architecture is designed in Xilinx ISE 14.2 software successfully and simulated in Modalism 10.0 software. The designed chip is synthesized on SPARTAN-3E FPGA. The designed chip support the frequency of 235 MHz. The timing detail parameters are minimum period (ns), the minimum time before clock signal (ns), maximum time after clock signal (ns) and combinational delay (ns) which are estimated as 2.417 ns, 3.240 ns, 6.290 ns and 9.120 ns respectively.

5. REFERENCES